

FIG. 1A

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE


Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US



INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 2

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 3

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE


Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US



INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 4B

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 5

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 6

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 7A

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 7B

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 8A

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 8B

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 8C

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 8D

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 8E

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 8F

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 8G

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 8H

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 81

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 8J

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 8K

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 8L

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 8M

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE


Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US



Ш _

Re: Applied Materials Docket No.: 6353/P1/LOW K/JW

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 80

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 8P

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US





FIG. 9A






FIG. 9C

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 9D




FIG. 9E

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 9F




FIG. 9G

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 9H




FIG. 91

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 9J




FIG. 9K

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 9L

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

| AFFECT OF ADJUSTMENT | Alters thickness, dielectric constant, stress level, refractive index, defect density and/or uniformity of deposited low K dielectric | Alters thickness, dielectric constant, stress level, refractive index, defect density and/or uniformity of deposited low K dielectric | 1. Alters clean time or frequency of cleaning (to maintain desired defect density — e.g., increase one or both to reduce defect density); 2. Alters season time (to maintain desired defect density — increase to reduce defect density); |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PROCESS PARAMETERS ADJUSTED | Chamber base pressure, processing pressure, processing temperature, processing time, processing power, gas flow rates, gas flow ratios, deposition time | Chamber base pressure, processing pressure, processing temperature, processing time, processing power, gas flow rates, gas flow ratios, deposition time | Clean time or frequency of cleaning; Season time; |
| BASIS FOR ADJUSTMENT | Feedforward information about interconnect features to be formed (e.g., density, dimensions, profile, etc.) | Feedback information about previously deposited low K dielectric (e.g., thickness, dielectric constant, stress level, index of refraction, uniformity, etc.) | Feedback information about measured defect density following deposition |
| PROCESS ADJUSTED | Deposition within low K dielectric deposition tool 102 | Deposition within low K dielectric deposition tool 102 | Clean within low K dielectric deposition tool 102 |

FIG. 10A

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

| | | | | | |
|--------------------------------|--------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|---|----------------------------|
| AFFECT OF ADJUSTMENT | Adjusts process based on selected process recipe, actual pattern density and desired etch results; | Adjusts etched feature depth, width and/or profile, uniformity, etc. | Adjusts etched feature depth, width and/or profile, uniformity, etc. | - | — > @ |
| PROCESS PARAMETERS ADJUSTED | 1. Select previously optimized process recipe passed on pattern density, | Chamber base pressure, processing pressure, etch time, source power, substrate bias power, gas flow rates, gas flow ratios, deposition time, magnetic field strength | Chamber base pressure, processing pressure, etch time, source power, substrate bias power, gas flow rates, gas flow ratios, deposition time, magnetic field strength | | FIG. 10B(1) FIG. 10B(2) |
| BASIS FOR ADJUSTMENT | Feedforward information about patterned masking layer (e.g., | pattern density, feature dimensions, feature profile, etc.) | Feedback information about previously etched features (e.g., dimensions or profile) | | |
| PROCESS ADJUSTED | Etching within etch tool 106 | | Etching within etch tool 106 | | →€ |

FIG. 10B(1)

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

| → (a) | 1. Chamber clean time or frequency of frequency of cleaning cleaning or season time; desired defect density — e.g., increase one or more to reduce defect density); | 2. Alters O_2 flow rate (e.g., increase O_2 flow to increase polymeric residue removal) | 3. Alters source power (e.g., increase source power to remove residue faster); |
|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|
| | | 2. 0 ₂ flow; | 3. Source power; |
| | Clean Feedback information within etch about previously tool 106 measured defect density following etching | | |
| →∢ | Clean within etch tool 106 | | |

FIG. 10B(2)

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

| | | | | | | |
|-----------------------------|-------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|
| AFFECT OF ADJUSTMENT | Alters Thickr Unifor For B | Alters Rs, Reflectivity, Thickness, Defects, Uniformity. For Blanket as Well as Patterned Areas. | Alters Rs, Reflectivity, Thickness, Defects, Uniformity. For Blanket as Well as Patterned Areas. | Alters Rs, Reflectivity, Thickness, Defects, Uniformity. For Blanket as Well as Patterned Areas. | Alters Rs, Reflectivity, Thickness, Defects, Uniformity. For Blanket as Well as Patterned Areas. | Alters Rs, Reflectivity, Thickness, Defects, Uniformity. For Blanket as Well as Patterned Areas. |
| PROCESS PARAMETERS ADJUSTED | RF Bias, DC Power, Base Pressure, Process Time or Pressure, Temperature, Wafer Bias, KWH. | RF Bias, DC Power, Base Pressure, Process Time or Pressure, Temperature, Wafer Bias, KWH. | RF Bias, DC Power, Base Pressure, Process Time or Pressure, Temperature, Wafer Bias, KWH. | RF Bias, DC Power, Base Pressure, Process Time or Pressure, Temperature, Wafer Bias, KWH. | RF Bias, DC Power, Base Pressure, Process Time or Pressure, Temperature, Wafer Bias, KWH. | RF Bias, DC Power, Base Pressure, Process Time or Pressure, Temperature, Wafer Bias, KWH. |
| BASIS FOR | Feedforward Information About Etched Features e.g., Via and/or Line Dimensions) | Feedback Information About Previously Deposited Barrier Layer (e.g., Layer Thickness) | Feedback Information About Previously Measured Defect Density Following Barrier Layer Deposition | Feedforward Information About Etched Features (e.g., Via and/or Line Dimensions) | Feedback Information About Previously Deposited Seed Layer (e.g., Layer Thickness) | Feedback Information About Previously Measured Defect Density Following Seed Layer Deposition |
| PROCESS AD.IIISTED | Barrier Layer Deposition Within Tool 112 | Barrier Layer Deposition Within Tool 112 | Barrier Layer Deposition Within Tool 112 | Seed Layer Deposition Within Tool 112 | Seed Layer Deposition Within Tool 112 | Seed Layer Deposition Within Tool 112 |

FIG. 10C

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

| | | | | |
|--------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| AFFECT OF ADJUSTMENT | Alters Thickness, Rs, Uniformity, Reflectivity, Gap Fill, Defects, Backside Contamination. For Blanket as Well as Patterned Areas. | Alters Thickness, Rs, Uniformity, Reflectivity, Gap Fill, Defects, Backside Contamination. For Blanket as Well as Patterned Areas. | Alters Thickness, Rs, Uniformity, Reflectivity, Gap Fill, Defects, Backside Contamination. For Blanket as Well as Patterned Areas. | Alters Thickness, Rs, Uniformity, Reflectivity, Gap Fill, Defects, Backside Contamination. For Blanket as Well as Patterned Areas. |
| PROCESS PARAMETERS ADJUSTED | A), B) and/or C) Below |
| BASIS FOR ADJUSTMENT | Electroplating Feedforward Information Within Tool 114 About Barrier Layer (From Tool 112) | Electroplating Feedforward Information Within Tool 114 About Seed Layer (From Tool 112) | Electroplating Feedback Information Within Tool 114 About Previously Electroplated Fill Layer (e.g., Layer Thickness) | Electroplating Feedback Information Within Tool 114 About Previously Measured Defect Density Following Electroplating |
| PROCESS ADJUSTED | Electroplating Within Tool 114 | Electroplating Within Tool 114 | Electroplating Within Tool 114 | Electroplating Within Tool 114 |

- ECP Plating Process: Flow Rate; Z—Height; Rotation Rate; Plating Recipe (e.g., Current and/or Voltage); Immersion Rotation Rate; Anode Amp—Hr; and/or Contact Ring Amp—Hr 8
- Electrolyte/Bath Process: Temperature; Chemistry, Chemical Acidity, and/or Flow Rate â
- Temperature Uniformity, Gas Flow Rates; and/or Pressure Before, During or Anneal Process: After Anneal \odot

FIG. 10D

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

| PROCESS ADJUSTED | BASIS FOR ADJUSTMENT | PROCESS PARAMETERS ADJUSTED | AFFECT OF ADJUSTMENT |
|-------------------------------------|---------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------|
| Planarization within tool 116 | Planarization Feedforward information within tool about electroplated 116 fill layer (from tool 114) | Retaining ring pressure; Membrane or inner tube pressure; slurry or rinsing fluid flow rate; head pressure or velocity; slurry rate/type/ concentration; polish/rinse /dry/cleaning time; substrate rotation rate. | Alters thickness, profile, Rs, uniformity. For blanket as well as patterned areas. |
| Planarization within tool 116 | Planarization Feedback information within tool about previously 116 planarized surface (e.g., surface planarity) | Retaining ring pressure; Membrane or inner tube pressure; slurry or rinsing fluid flow rate; head pressure or velocity; slurry rate/type/ concentration; polish/rinse /dry/cleaning time; substrate rotation rate. | Alters thickness, profile, Rs, uniformity. For blanket as well as patterned areas. |
| Planarization within tool 116 | Planarization Feedback information within tool about previously 116 measured defect density following planarization | Retaining ring pressure; Membrane or inner tube pressure; slurry or rinsing fluid flow rate; head pressure or velocity; slurry rate/type/ | Alters thickness, profile, Rs, uniformity. For blanket as well as patterned areas. |
| | FIG. 10E | /dry/cleaning time; substrate rotation rate. | |

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 11

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE


Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US






FIG. 12B

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE


Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US






FIG. 13b

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 14C

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US




FIG. 15

INTEGRATED EQUIPMENT SET FOR FORMING A LOW K DIELECTRIC

INTERCONNECT ON A SUBSTRATE

Inventor(s): Hongwen Li, Lee Luo, Ilias Iliopoulos and

Michael D. Armacost

Serial No.: 10/759,801

Filing Date: January 16, 2004

Express Mail Label No.: EV605116109US

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

